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temperature at which operation is performed, which means that the power dissipation is directly proportional to 
the number of information bit loss. Charles Bennet, in 1973 [2], proposed that, to avoid heat dissipation, logic 
circuit must be built from reversible circuit since there no information loss occurs. At first, in the design of 
reversible logic circuits, design was limited to combinational logic circuits and it was just because of the 
convention that the feedback is not allowed in the reversible computing. But, in 1980, Toffoli [3] has shown 
that the feedback is allowed in reversible computing. According to Toffoli, a sequential network is reversible if 
its combinational part is reversible. The recent works focus on optimizing the reversible sequential designs in 
terms of number of reversible gates and garbage outputs. The shift registers are the most exhaustively used 
functional devices in digital system design for multiple bits storing & shifting of the same if required. 
In this paper, we are going to present a reversible n-bit register file consisting of many registers which can 
be used in a bus organization for data processing and data storing. As bus system is a main data transferring 
component for processor architecture, register file plays a significant role for reversible computer. 
2. Basic Reversible Gates 
The laws of physics are primarily reversible. If any physical process (f) relates input (x, y) and outputs (z) 
such that, Z = f (x, y), the laws of reversibility ensures that for any given output, z the inputs, x & y are 
deductible. But the classical computers violate this law of reversibility. For example, in an AND function, for 
output z = 0, the inputs cannot be exactly deducible as there 3 sets of inputs that make z = 0. We assume the 
followings to describe a generalized reversible gate: 
i) Set of domain variable = {x1, x2, ….., xn} 
ii) Set of controls = C & the no. of elements in C defines the width of gate. 
iii) A Target = T 
There are some reversible basic gates which we are going to use in design of Flip-Flops and are as follows. 
2.1. NOT Gate 
NOT Gate is 1 input and 1 output gate (represented as 1x1), performs inversion of input. It has 0 quantum cost 
and unit delay (i.e. Δ). The quantum NOT gate performs |0> to |1> and vice-versa analogous to classical NOT. 
Its quantum representation is shown in figure 1: 
 
 
 
 
Fig.1.NOT Gate and its Quantum representation 
2.2. Feynman Gate/CNOT Gate 
This is a 2x2 reversible gate having the quantum cost 1 and delay ∆. The second output is the NOT of the 
second input if the first input is 1, otherwise it is simply copied. Hence, it is known as controlled-NOT gate. 
Feynman gate is used to overcome fan-out problem. 
 
 
 
 
Fig.2.Feynman Gate and its Quantum Representation  
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2.3. Toffoli Gate/CC-NOT Gate 
It is a 3*3 reversible gate with quantum cost of 5 and delay of 5Δ. It may be equivalently seen as modified 
controlled NOT Gate, which is termed as controlled controlled-NOT Gate. It is also called universal reversible 
gate. Three qubits Toffoli Gate is known as Hadamard Gate. 
 
 
 
 
 
 
 
Fig.3.Toffoli Gate and its Quantum representation 
2.4. Fredkin Gate 
Fredkin gate is 3x3 reversible logic gates with quantum cost 5 and delay 5∆. Any logic gate can be realized 
using Fredkin gate and hence it is also known as universal reversible gate. The last two outputs are swapped of 
last two inputs if the first input is 1 and is left as it is otherwise. Hence, it is a swapped gate. 
  
 
 
 
 
 
Fig.4.Fredkin gate and its quantum representation 
2.5. Proposed Reversible Modified Fredkin Gate 
Modified Fredkin Gate is 3x3 reversible gate having quantum cost of 4 and delay 4∆. This reversible gate is 
modified form of Fredkin gate. When A = 0, it does the same as Fredkin Gate. But when A = 1, B & 
complement of C is swapped in the output. 
 
 
 
 
 
 
Fig.5. Modified Fredkin gate and its quantum representation 
3. Proposed Reversible (n x 2n)Decoder 
A basic 1 x 21 decoder can be designed using a single Feynman gate. If the second input B = 1, ‘A’ and 
complement of A is obtained in the two outputs. The diagram of (1 x 21) decoder is as follows – 
 
        
Fig.6. Diagram of (1 x 21) reversible decoder 
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The above design has unit quantum cost, unit delay and no garbage output. 
One Feynman gate along with two MF gates has been used to design the proposed 2x22 decoder as shown in 
figure 7. 
       
 
Fig.7. proposed (2 x 22) reversible decoder 
 
The proposed 2x22 decoder has quantum cost of 9, delay of 9Δ and unit garbage. The comparison between 
proposed decoder and existing work is shown in table below – 
 
Table.1. Cost comparison of several 2x22 decoder 
 
 
2x22 decoder 
Comparison of Cost 
Delay Quantum 
Cost 
Garbage 
Outputs 
Sk. Noor Mohammad [11] 11 11 2 
Morrison [10] 10 10 - 
Proposed 9 9 1 
Improvement w.r.t. [11] 18 % 18 % 50 % 
Improvement w.r.t. [10] 10 % 10 % - 
 
If the four outputs of (2x22) decoder are connected to other four different MF gates like the way outputs of 
Feynman gate are connected in 2x22, a 3x23 decoder will be formed. In this way we can design (n x 2n) decoder 
as shown in figure 8. 
 
Fig.8. proposed (n x 2n) reversible decoder 
0 
0 
B 
AB
B 
AB
AB
AB
1 
A 
FG 
   MF 
  MF 
 
309 A. Majumder et al. /  Procedia Computer Science  57 ( 2015 )  305 – 312 
Algorithm I: (n x 2n) Reversible Decoder 
//Pick one (n-1) x 2n-1 reversible decoder. Outputs of this //decoder can be labeled as Li-1. 
  for i = 3 to n do  // Li is label of decoder output  
    { 
    for U = 1 to 2i-1 do 
          { 
      // Pick one MF gate MFU 
             if U = 1 then 
             MFU [I1] = QK //Kth input of the (n x 2n) decoder. 
             else 
               MFU [I1] = MFU-1 [O1]; 
             end if 
             MFU [I2] = 0; 
             MFU [I3] = MFU[OU];// Uth output from level Li- 1 
           } 
    } 
end 
 
Lemma I: A minimum of (2n – 1) number of reversible gates and (2n – 1) number of ancilla inputs are must to 
realize a (n x 2n) reversible decoder. 
Proof: As per figure 11, we can say that a (2 x 22) reversible decoder consists of 22 – 1 = 3 number of 
reversible gates (and ancilla inputs) with one Feynman gate and two MF gates. Like this, (2 x 23) reversible 
decoder consists of 23 – 1 = 7 number of reversible gates as shown in figure 12. Thus, we can conclude that for 
a (n x 2n) reversible decoder at least (2n – 1) number of reversible gates is required. 
Lemma II: A (n x 2n) reversible decoder leads to a minimum of (n - 1) garbage outputs. 
Proof: From the Algorithm-I and figure 12 we can visualize that a (2 x 22) reversible decoder produces (2 – 1) 
= 1 garbage output and a (2 x 23) reversible decoder produces (3 - 1) = 2 garbage outputs. Hence, the statement 
is valid. 
Lemma III: The Delay (D) and Quantum Cost (QC) of a (n x 2n) reversible decoder is QC = 2n+2 – 7. 
Proof: From Lemma-I, a (2n – 1) number of gates are required to implement (n x 2n) reversible decoder. If n = 
1, only one gate is needed which is a Feynman gate with unit QC. As a result we need more (2n – 2) number of 
MF gates, each having QC = 4. So, the total delay / quantum cost, 
D/QC = 1 + 4*(2i – 2) 
        = 2n+2 – 7 
4. Controlled Reversible Buffer Registers 
Control buffer register is shift register in which output is controlled through a control input signal. The 
following figure shows the design of proposed reversible controlled buffer register  
 
 
 
 
 
 
 
Fig.9. Design of reversible controlled buffer register for 4-bit 
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LOAD is control input which controls the output of buffer register. When LOAD signal is HIGH then data 
inputs can appear at the input of the respective flip-flop, on the application of clock pulse register loaded with 
the applied input data. When LOAD signal goes LOW then the data inputs cannot appear at input terminal 
rather the output of each flip flop feedback to the its data input for each clock pulse applied i.e. data bits of 
buffer register remain unchanged in spite of clock pulse. 
5. Proposed N-bit Register file 
A register file is a collection of registers of N-bit operating in the same bus system for the processing of N-
bit data. As registers are the heart of a register file, a suitable selection control signal must be present to select 
appropriate register to put its content to data bus or to collect data from data bus for the selected one. The 
proposed design of N-bit register file is shown in figure 11. 
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Fig.10. Proposed Reversible Register File 
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It can be noticed from the above design that two (n x 2n) registers are employed as each register will serve 
following two duties – 
(i) Loading of data stream to individual registers 
(ii) Reading of stored content from individual registers. 
 
The upper decoder serves to receive a value from control unit of the processor as A0, A1, ….., An to select 
any one of the registers from the register file to be ready to load some bit stream on it from the data bus. The 
lower decoder also in the same way selects a register to read its content onto the data bus. Data bus is 
associated with a buffer register, not shown in figure 10, called data bus buffer register to hold the content on 
the bus. In all sort of data transfer the buffer register associated with bus, worked as a gatekeeper as its Load 
input is kept always high so as to have automatic loading of the content on bus to the data bus buffer. The 
control unit of the processor steers only the Enable input of the data bus buffer so that we can get information 
from it whenever required. 
 
As long as the Enable & Load signal is low, all the available registers get disconnected from the bus system. 
Hence, to have smooth data transfer between any two registers, selection of appropriate control signal is must. 
For example, if we want to transfer a content of register 1 to register 8, Enable of the register 1 and Load of the 
register 8 has to be kept high. Now, on the arrival of clock pulse content of register 1 will move onto data bus 
and on the next pulse it will be loaded on register 8. The operation can be explained through the following 
algorithm –  
 
Algorithm I: N-bit Reversible Register File 
//Pick two n x 2n reversible decoder for selecting the  
//source and destination register from 2n registers. 
//pick n no. of FG gates  
for i= 0 to n-1 do //set FGi [2] to zero for two same outputs (buffer) 
FGIi[1]=Ai; 
FGIi[2] =0; 
end 
for j= 0 to n-1 do 
UDI[j] = FGOj[1]; // UD – Upper Decoder 
LDI[j] = FGOj[2]; // LD – Lower Decoder 
end 
for k=0 to n-1 do  // Dk is the data bus 
Ik=Dk ; // Ik is the input of proposed buffer register 
Dk=Qk; // Qk is the output of proposed buffer register 
end 
for m=0 to n-1 do 
BRm[Load]=UDo[m]; 
BRm[Enable]=LDo[m]; 
end 
If load=1 then 
UD is active; //destination is selected to receive data from data bus 
else if enable=1 then  
LD is active; //source is selected to send data to data bus 
end 
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Lemma IV: The proposed n-bit register file requires ((3n + 2).2n – 2) no. of gates producing (2n (2n + 1) - 2) 
garbage with a minimum quantum cost or delay of ((9n + 4).2n - 7). 
Proof: As the design of register file uses two (n x 2n) decoders, as per lemma I, II & III we have (2n+1 - 2) no. 
of reversible gates producing (2n - 2) garbage with a quantum cost or delay of (2n+2 – 7). As per the diagram of 
controlled buffer register we can say that a single n-bit buffer register requires 3n no. of gates producing 2n 
garbage with a quantum cost and delay of 9n. As the register file consists of 2n no. of n-bit registers – 
Total no. of reversible gates = (2n+1 - 2) + 3n.2n = ((3n + 2).2n – 2) 
Total garbage = (2n - 2) + 2n.2n = 2n (2n + 1) – 2 
Total Delay / Quantum Cost = (2n+2 – 7) + 9n.2n = ((9n + 4).2n - 7) 
6. Conclusion 
As an integral part of bus system of processor architecture, reversible register file is required for any 
reversible computation process. In this paper, we have realized a novel architecture of reversible bus 
organization using reversible register file and discussed how data transfer can be done to and fro data bus. We 
have also synthesized the architecture in terms of an algorithm and discussed the cost metrics using a lemma. 
While designing it, we have also analyzed the architecture of reversible controlled buffer register and reversible 
decoder in terms of some lemmas and an algorithm. This novel architecture will bring a new direction in the 
reversible logic community to think of a reliable quantum computer. We are trying to do the FPGA prototyping 
of this design using Verilog HDL on the Xilinx platform to check if it can create a great scope for processor 
architecture & network-on-chip. 
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